{ "name": "Tiny Tapeout SKY 26b", "repo": "https://github.com/TinyTapeout/tinytapeout-sky-26b", "commit": "8f9ca75e2ba8a00070ad1ffa5cb81654e4c40312", "commit_date": 1779138046, "layout": { "muxes": [ [ "digital", "digital", "digital", "digital", "digital", "digital", "digital", "digital", "digital", "digital", "digital", "analog", "digital", "analog", "digital", "digital" ], [ "digital", "digital", "digital", "", "digital", "analog", "digital", "", "digital", "digital", "digital", "digital", "digital", "digital", "digital", "digital" ] ] }, "version": 3, "projects": [ { "macro": "tt_um_chip_rom", "address": 0, "x": 7, "y": 15, "tiles": "1x1", "repo": "https://github.com/TinyTapeout/tt-chip-rom", "commit": "bb743722e70e5313617c15b7d6f487745634a0fa" }, { "macro": "tt_um_factory_test", "address": 1, "x": 7, "y": 14, "tiles": "1x1", "repo": "https://github.com/TinyTapeout/ttsky26a-factory-test", "commit": "b464c166c42f84ff0f1596207248ad6825ff13bf" }, { "macro": "tt_um_oscillating_bones", "address": 263, "x": 4, "y": 10, "tiles": "1x2", "repo": "https://github.com/urish/ttsky-oscillating-bones", "commit": "9cfbf0d8f122767512e12b9c2f2a6227c263fca9", "analog_pins": [ 8 ] }, { "macro": "tt_um_tetrahedral_oscillator", "address": 513, "x": 7, "y": 6, "tiles": "1x2", "repo": "https://github.com/ROMERUU-dev/ttsky-tetrahedral-oscillator", "commit": "bb6188f255a7d0028870c6c3ae03d2e8a1c923f6" }, { "macro": "tt_um_urish_simon", "address": 911, "x": 0, "y": 0, "tiles": "1x1", "repo": "https://github.com/urish/tt-simon-game", "commit": "f1fe371d40c133977a69336711397c4239331011" }, { "macro": "tt_um_c4m_spsram_direct", "address": 909, "x": 1, "y": 0, "tiles": "1x1", "repo": "https://github.com/FibraServi/TTSKY_SPSRAM_direct", "commit": "8794d46380e71bafb0a88f77e2b0add909b88017" }, { "macro": "tt_um_bgr", "address": 519, "x": 4, "y": 6, "tiles": "1x2", "repo": "https://github.com/guru-gitrepo/TTSKY26a-analog-bgr", "commit": "c634cc98e5fc921d6036bc278a54b08a74c9e7fc", "analog_pins": [ 11 ] }, { "macro": "tt_um_floating_bulk_test_2", "address": 229, "x": 10, "y": 19, "tiles": "1x2", "repo": "https://github.com/Rog-helio/Floating-bulk-test-2", "commit": "9855a4032d932a122e1a0fcad0cd703f01d66c88", "analog_pins": [ 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_sker", "address": 225, "x": 8, "y": 19, "tiles": "1x2", "repo": "https://github.com/sker-code/ttsky-verilog-template", "commit": "1e31111271acd464fd14c5234136c22011fb1673" }, { "macro": "tt_um_pzhu2", "address": 512, "x": 7, "y": 7, "tiles": "1x2", "repo": "https://github.com/paulinez2/ttsky-verilog-template", "commit": "627012a00e200ed7dbb4916d5a1912639c82e450" }, { "macro": "tt_um_nlanderso_morse_code", "address": 907, "x": 2, "y": 0, "tiles": "1x1", "repo": "https://github.com/nlanderso/morse-code", "commit": "07dc99f6e810e3d0da2d8760adbc73504037e308" }, { "macro": "tt_um_peterhan_ReactionGame", "address": 34, "x": 6, "y": 16, "tiles": "1x2", "repo": "https://github.com/evstorms/ttsky-verilog-template-ReactionGame", "commit": "de41885fb6385b1cea0dfb09d2d06dea12c87f14" }, { "macro": "tt_um_minmanrox_drone", "address": 298, "x": 2, "y": 20, "tiles": "1x2", "repo": "https://github.com/minmanrox/drone-controller-asic", "commit": "d9ba13e73a643114fd634fcafc71218b75a2be31" }, { "macro": "tt_um_tiny3d_kevinqian11", "address": 296, "x": 3, "y": 20, "tiles": "1x2", "repo": "https://github.com/kevinqian11/tiny3d", "commit": "fa984af57fa58c0da621b2d8845dd2e33a4f8222" }, { "macro": "tt_um_abhinavputhran_raycast", "address": 482, "x": 9, "y": 22, "tiles": "2x2", "repo": "https://github.com/abhinavputhran/ttsky-verilog-raycaster", "commit": "46583daabaca436f978daac74ca291905eac5f5c" }, { "macro": "tt_um_sillylad_top", "address": 294, "x": 4, "y": 20, "tiles": "1x2", "repo": "https://github.com/sillylad/ttsky-snake-game-sillylad", "commit": "c05a15449aef603726229bcf49cd8a064d8fd4e4" }, { "macro": "tt_um_akim_tinydma", "address": 292, "x": 5, "y": 20, "tiles": "1x2", "repo": "https://github.com/punchthatface/ttsky-tinyDMA", "commit": "02779804bb0c2fda733f792662da90d0aecb23b8" }, { "macro": "tt_um_jenny82121027_axi4lite", "address": 290, "x": 6, "y": 20, "tiles": "1x2", "repo": "https://github.com/jenny82121027/AXI4_slave", "commit": "fe5a5c6b0c67b9be6d2c8f87fc97a2c37100f556" }, { "macro": "tt_um_Edward2005lol_Slot_Machine_Top", "address": 288, "x": 7, "y": 20, "tiles": "1x2", "repo": "https://github.com/Edward2005lol/ttsky-verilog-template-Slot-Machine-Edward-Lei", "commit": "f0ad0ddedb8ed7110318e841ee4a1b29661fcc4a" }, { "macro": "tt_um_amin_hong_ooo_cpu", "address": 143, "x": 0, "y": 12, "tiles": "1x2", "repo": "https://github.com/aminh0/18244_S26_TinyTapeout", "commit": "8e4d4f0d30eae8f553bcc9ede9d0ff3cf0eb33d8" }, { "macro": "tt_um_flappy_vga_Akul18", "address": 141, "x": 1, "y": 12, "tiles": "1x2", "repo": "https://github.com/Akul18/ttsky-verilog-template", "commit": "ea13e7c467fdf3647235c8a8fe69453b3695c96c" }, { "macro": "tt_um_vidishac2004_calc", "address": 905, "x": 3, "y": 0, "tiles": "1x1", "repo": "https://github.com/vidishac2004/Final-Project---KeyPad-Calculator", "commit": "f841de46f949f081c7ab4e6919321b51a8b20759" }, { "macro": "tt_um_eric_lcc", "address": 770, "x": 6, "y": 3, "tiles": "2x2", "repo": "https://github.com/ericpearson1313/tt_eric_launch", "commit": "daab7c05c102939e1f6aed7a7f9fd4b40c38700a" }, { "macro": "tt_um_rwnt_vgatest", "address": 903, "x": 4, "y": 0, "tiles": "1x1", "repo": "https://github.com/rwntlpt/TT_Workshop", "commit": "fe959824e9395f26084e8c203d43a7cb5f2b8e26" }, { "macro": "tt_um_gurtej_randhawa1_pulsemon8", "address": 901, "x": 5, "y": 0, "tiles": "1x1", "repo": "https://github.com/gurtej-randhawa1/Gurtej-Eshaan-Tapeout", "commit": "fc11044414f3e0070aa54fc8e2dce6e74e86d754" }, { "macro": "tt_um_28add11_latchup", "address": 899, "x": 6, "y": 0, "tiles": "1x1", "repo": "https://github.com/28add11/tt_workshop_latchup2026", "commit": "40d4453982cf2ef76f53985f83110d4817e11d29" }, { "macro": "tt_um_noah_azz_demo", "address": 897, "x": 7, "y": 0, "tiles": "1x1", "repo": "https://github.com/noah-azz/tt-vga-workshop", "commit": "9bbff4ab68171a858946d78f01846f769c0f639f" }, { "macro": "tt_um_llhtimlam_movingscreen", "address": 961, "x": 8, "y": 0, "tiles": "1x1", "repo": "https://github.com/llhtimlam/tt_um_llhtimlam_movingscreen", "commit": "38b60ee3125158341915a59b054f29c00b07dd06" }, { "macro": "tt_um_harveywong85_harveywilly", "address": 963, "x": 9, "y": 0, "tiles": "1x1", "repo": "https://github.com/harveywong85/harvey_and_willy", "commit": "5b3d55dcf3e1e9dcab816408c1e55842969ce7fa" }, { "macro": "tt_um_theandelope_checkers", "address": 965, "x": 10, "y": 0, "tiles": "1x1", "repo": "https://github.com/TheAndelope/tt_um_theandelope_checkers", "commit": "e162d9faf774144a6a85485c331d60fd3a307a37" }, { "macro": "tt_um_rajum_iterativeMAC", "address": 967, "x": 11, "y": 0, "tiles": "1x1", "repo": "https://github.com/RajuMachupalli/tt_iterative_MAC_Latchup26", "commit": "35fb49937e0d7a7f15064049be3411b50a98ebc9" }, { "macro": "tt_um_calebulboaca_calebcheckers", "address": 969, "x": 12, "y": 0, "tiles": "1x1", "repo": "https://github.com/calebulboaca/tiny-tapeout-vga", "commit": "c9f58b69dd43259adf53e69b6772f616215aadab" }, { "macro": "tt_um_vga_yusefkarim", "address": 971, "x": 13, "y": 0, "tiles": "1x1", "repo": "https://github.com/yusefkarim/ttsky-verilog-yk", "commit": "c2ff2c3323c43df9309ca4906a49375e8813668b" }, { "macro": "tt_um_lfearn_latchup", "address": 973, "x": 14, "y": 0, "tiles": "1x1", "repo": "https://github.com/lfearn/latch-up-tt-vga", "commit": "257244c0c6d02c348841b5d62ca63d894eca726d" }, { "macro": "tt_um_ww_charlieplex", "address": 975, "x": 15, "y": 0, "tiles": "1x1", "repo": "https://github.com/WadoodWasay/LatchUp2026_TinyTapeout-Tutorial", "commit": "380c33e0aa74873f99220e50ed16559a738c1f9f" }, { "macro": "tt_um_zlj8800_tiny_tapeout_v2", "address": 32, "x": 7, "y": 16, "tiles": "1x1", "repo": "https://github.com/zlj8800/tiny-tapeout-v2", "commit": "76a618c6f8e176df201d871b808f25ea727fcb81" }, { "macro": "tt_um_ocpu", "address": 139, "x": 2, "y": 12, "tiles": "1x2", "repo": "https://github.com/ayan20985/tt26-ocpu", "commit": "aafb9a6d5935a348231c0edad4d04592a6a6ad78" }, { "macro": "tt_um_aelobo", "address": 137, "x": 3, "y": 12, "tiles": "1x2", "repo": "https://github.com/aelobo/ttsky-verilog-template", "commit": "7cfa8d4d0089a849823cd3705e0866a99c94b361" }, { "macro": "tt_um_jasonbrave_terre", "address": 872, "x": 12, "y": 28, "tiles": "1x1", "repo": "https://github.com/JasonBrave/tt-sky26b-vga", "commit": "78e1b42b102c5cb27a711f5b2f3e4292ddeb5c68" }, { "macro": "tt_um_mosbius", "address": 239, "x": 15, "y": 19, "tiles": "3x2", "repo": "https://github.com/mattvenn/ttsky25b-minimosbius", "commit": "6c675e9e56f4051ed68f9085a7c940431976f78c", "analog_pins": [ 5, 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_fabulous_sky_26b", "address": 238, "x": 15, "y": 18, "tiles": "8x4", "repo": "https://github.com/mole99/tt-fabulous-sky-26b", "commit": "e100d4407eb52b3ba3cfd8b7fa61e6ebfeae5ac4" }, { "macro": "tt_um_cycho", "address": 874, "x": 13, "y": 28, "tiles": "1x1", "repo": "https://github.com/CorinYCho/tiny_tapeout", "commit": "b390d76fdb299894d287385746e93c80d07ed02a" }, { "macro": "tt_um_erika24", "address": 135, "x": 4, "y": 12, "tiles": "1x2", "repo": "https://github.com/erika-24/ttsky-tinyfarm", "commit": "ab6b044152a2e5b377c17ed63d9dba4f7ac6bf70" }, { "macro": "tt_um_wokwi_463101366305871873", "address": 876, "x": 14, "y": 28, "tiles": "1x1", "repo": "https://github.com/mattvenn/tt-tiny-laura-l", "commit": "43baafe1f63f1969e196a43a36afb1e1a3e07b8c" }, { "macro": "tt_um_pcs_link_lite", "address": 878, "x": 15, "y": 28, "tiles": "1x1", "repo": "https://github.com/ieeeuoft-asic/pcs-link-controller-lite", "commit": "2063bc0ac5aa03c691564728702efa17b8bb48c6" }, { "macro": "tt_um_sienahlee", "address": 133, "x": 5, "y": 12, "tiles": "1x2", "repo": "https://github.com/sienahlee/ex4-ttsky-verilog-template", "commit": "64f20346098d302377cd4f13d7bd3841d02ef54a" }, { "macro": "tt_um_basic8", "address": 131, "x": 6, "y": 12, "tiles": "1x2", "repo": "https://github.com/SalihOmerOngun/tt-basic-processor-project", "commit": "f7c653b542d0cc673d023c3395746d9715005707" }, { "macro": "tt_um_basic_na", "address": 783, "x": 0, "y": 2, "tiles": "1x1", "repo": "https://github.com/Erenkriger/tt-basic-national-anthem-buzzer", "commit": "0ebd6e6bd973416d3ee84fbc8ce25aa502c1c86a" }, { "macro": "tt_um_datiuemm", "address": 129, "x": 7, "y": 12, "tiles": "1x2", "repo": "https://github.com/datiuemm/mbist-ecc-8x32", "commit": "f4cd29d2e18552e825c65a1881824e33a8fefbce" }, { "macro": "tt_um_CFG_WDT", "address": 781, "x": 1, "y": 2, "tiles": "1x1", "repo": "https://github.com/datiuemm/Standalone-WDT", "commit": "7a34486f5bd73174f173be1833b140d1493020be" }, { "macro": "tt_um_top", "address": 779, "x": 2, "y": 2, "tiles": "1x1", "repo": "https://github.com/luisalvarez362/henon_10", "commit": "0bd38ed3f7554ce44accf34714ac97509b122e2a" }, { "macro": "tt_um_fidel_makatia_digital_tapeout", "address": 193, "x": 8, "y": 12, "tiles": "1x2", "repo": "https://github.com/fidel-makatia/ttsky-8bit-cpu-soc", "commit": "a387ce8517dc875e9c575e1e5c894cf1710453d2" }, { "macro": "tt_um_garage_project", "address": 777, "x": 3, "y": 2, "tiles": "1x1", "repo": "https://github.com/luisalvarez362/Garage_UPP", "commit": "9ff1584f5c376658f3d4c40713a09a100361864c" }, { "macro": "tt_um_wokwi_462595774777167873", "address": 775, "x": 4, "y": 2, "tiles": "1x1", "repo": "https://github.com/joshcer/Bypass-chip", "commit": "e4acc370c2579ac162a8cfe9d01ac9ae8e1ab1a4" }, { "macro": "tt_um_pwm_4ch", "address": 773, "x": 5, "y": 2, "tiles": "1x1", "repo": "https://github.com/pvc2k5/tinytapeout_2026", "commit": "4795358cf126ae785266c809cf8e0dbdfe7b3f06" }, { "macro": "tt_um_amarjay", "address": 771, "x": 6, "y": 2, "tiles": "1x1", "repo": "https://github.com/amar-jay/ttsky26b-mini-cpu", "commit": "f67d277e7b2bbb5c03db1a13af54027389e0b0bc" }, { "macro": "tt_um_blackjack", "address": 769, "x": 7, "y": 2, "tiles": "1x1", "repo": "https://github.com/armgn-bi/ttsky-blackjack", "commit": "8750a4a4d3a9d86e41731105a6e230fe959b83f1" }, { "macro": "tt_um_bartu_kripto", "address": 833, "x": 8, "y": 2, "tiles": "1x1", "repo": "https://github.com/BartuABD/tt-kripto", "commit": "88543bca8c6251be948d08f8b305752fbfd38747" }, { "macro": "tt_um_umitanik_matmul3x3", "address": 835, "x": 9, "y": 2, "tiles": "1x1", "repo": "https://github.com/umitanik/tt-matmul3x3", "commit": "937e33f3f63ad052f176d30efc4b9e7faa1422ec" }, { "macro": "tt_um_tnt_mosbius", "address": 494, "x": 15, "y": 22, "tiles": "3x2", "repo": "https://github.com/smunaut/ttsky-mini-mosbius", "commit": "2f30c95fb3ef77437496d091b54b11a58ddcee83", "analog_pins": [ 5, 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_rule30_vga", "address": 837, "x": 10, "y": 2, "tiles": "1x1", "repo": "https://github.com/snknaveenkumaar/tt-rule30-vga", "commit": "32544cb0276f1e11b5548a11854bace7a37aaa63" }, { "macro": "tt_um_authQV", "address": 839, "x": 11, "y": 2, "tiles": "1x1", "repo": "https://github.com/stavspirid/ttsky-verilog-template", "commit": "cc079875221416fd7c40c52f94d2b26ed481caeb" }, { "macro": "tt_um_nn_3x3", "address": 841, "x": 12, "y": 2, "tiles": "1x1", "repo": "https://github.com/vgzoidis/tt_nn_3x3", "commit": "ccc1ab8d78a0ffe55141d9f8c90b3b48f559509a" }, { "macro": "tt_um_top_module_16_mips", "address": 843, "x": 13, "y": 2, "tiles": "1x1", "repo": "https://github.com/PDimosthenis/Tiny_Tapeout_16_MIPS", "commit": "0c242d5f405723f866eb4624d3fdcd799e7c5b8d" }, { "macro": "tt_um_auth_dmac", "address": 845, "x": 14, "y": 2, "tiles": "1x1", "repo": "https://github.com/thkaratzas/TinyTapeout-DMA-Controller-AUTh", "commit": "7b5f5e5743d69c65a26e8c206865d4aba712947e" }, { "macro": "tt_um_puf", "address": 847, "x": 15, "y": 2, "tiles": "1x1", "repo": "https://github.com/Rajkamal0842/tt-Puf", "commit": "291093185f957f790fc00181d1d271d1b6edfe5b" }, { "macro": "tt_um_jacob_kebaso_4bit_cpu", "address": 174, "x": 0, "y": 18, "tiles": "1x1", "repo": "https://github.com/Kebaso-J/Nibble-4bit-Accumulator-CPU", "commit": "79ceabfbaead7baf0ede7ba45561bf453038a94f" }, { "macro": "tt_um_IEEE_perceptron", "address": 172, "x": 1, "y": 18, "tiles": "1x1", "repo": "https://github.com/Kebaso-J/ttsky-IEEE-perceptron-neuron", "commit": "753b967109395239c85c2ad7f7b06f5ee4bdd4f0" }, { "macro": "tt_um_wokwi_458569964697822209", "address": 170, "x": 2, "y": 18, "tiles": "1x1", "repo": "https://github.com/Phelix-OM/Full-Adder-Chip", "commit": "025fc5fc180fc288920afff36eb5ad59faba2308" }, { "macro": "tt_um_yfoong86_chasey", "address": 195, "x": 9, "y": 12, "tiles": "1x2", "repo": "https://github.com/yfoong86/tiny_tapeout_18244", "commit": "8afcce0933e529db83ca15412bbcd905c03897f3" }, { "macro": "tt_um_dsp_top", "address": 168, "x": 3, "y": 18, "tiles": "1x1", "repo": "https://github.com/rohanjos486/ttsky-verilog-loopers", "commit": "2d32a4d0b518ab38c0d6655f3bef83aa74989497" }, { "macro": "tt_um_processor_top", "address": 166, "x": 4, "y": 18, "tiles": "1x1", "repo": "https://github.com/amc1635/ttsky-verilog-bootcamp", "commit": "5b648c495739377a1c11c8ae05ed24933ac0ef9c" }, { "macro": "tt_um_pro_clk", "address": 164, "x": 5, "y": 18, "tiles": "1x1", "repo": "https://github.com/Rohn-650/ttsky-verilog-ieee-cas-bootcamp", "commit": "4f10593549b2590dfe051d7aa637f47cd9480c01" }, { "macro": "tt_um_wokwi_458951258752539649", "address": 162, "x": 6, "y": 18, "tiles": "1x1", "repo": "https://github.com/AbderX/a-tour-in-the-haunted-house", "commit": "7e699c2a877098aed113cfea4d4d5f76f97a12a6" }, { "macro": "tt_um_vga", "address": 160, "x": 7, "y": 18, "tiles": "1x1", "repo": "https://github.com/KannanSJ179/tt-vga-chaos-engine", "commit": "484e3b7b03d714dc51d9c0f801927be6d0fc186e" }, { "macro": "tt_um_happy_birthday", "address": 321, "x": 8, "y": 10, "tiles": "1x1", "repo": "https://github.com/mandalaganesh633-ai/tt-birthday1", "commit": "d2a5e47e2bc07cc465061a394ec2a6ec68a22444" }, { "macro": "tt_um_galois_lfsr16", "address": 323, "x": 9, "y": 10, "tiles": "1x1", "repo": "https://github.com/charlie2951/tt_um_galois_lfsr16", "commit": "2ebde6bda1bae80f67d284c27528d3a28a21122e" }, { "macro": "tt_um_cordic_ieee", "address": 325, "x": 10, "y": 10, "tiles": "1x1", "repo": "https://github.com/charlie2951/tt_um_cordic_modified", "commit": "1cdcf0f8c0a0da9d58f46fd246cbc15c09b1a1ee" }, { "macro": "tt_um_wokwi_462089659615737857", "address": 327, "x": 11, "y": 10, "tiles": "1x1", "repo": "https://github.com/AbderX/Grounded-But-Dangerous_PSI_IEEE", "commit": "45144bb7c4ff3f1b0a45db64ee19499836be9709" }, { "macro": "tt_um_arfanghani_design2_top", "address": 329, "x": 12, "y": 10, "tiles": "1x1", "repo": "https://github.com/arfanghani/ttsky26a_RAK_design2_May26", "commit": "da201923d1ef80d6abd9ec1d1899c91fa0a2557b" }, { "macro": "tt_um_arfanghani_design3_top", "address": 331, "x": 13, "y": 10, "tiles": "1x1", "repo": "https://github.com/arfanghani/ttsky26a_RAK_design3_May26", "commit": "e1402c6f632cd42fd9b98ec756571ecc1e2c29b9" }, { "macro": "tt_um_arfanghani_design1_top", "address": 333, "x": 14, "y": 10, "tiles": "1x1", "repo": "https://github.com/arfanghani/ttsky26a_RAK_design1_May26", "commit": "9b037d28b1c4e4c63c632c164a8c56149dd69ac3" }, { "macro": "tt_um_zed_analog", "address": 197, "x": 10, "y": 12, "tiles": "1x2", "repo": "https://github.com/eprempeh/ttsky-zed-Analog", "commit": "7bd6d1611d05b183de72681c8321e197fe6152b6" }, { "macro": "tt_um_gen_onda", "address": 335, "x": 15, "y": 10, "tiles": "1x1", "repo": "https://github.com/Dani3184/IEEE_FunctionGenerator", "commit": "d01f1b572e76601091c467ae333584bb323f538b" }, { "macro": "tt_um_Richard_Tarqui_contador_uart_simple", "address": 686, "x": 0, "y": 26, "tiles": "1x1", "repo": "https://github.com/redprogramer100/UART-Controlled-Frecuency-Meter-and-Timer-IEEE", "commit": "ccf58daa11184259daf127630ab8e6edfb54bdcc" }, { "macro": "tt_um_iporre_rm121", "address": 684, "x": 1, "y": 26, "tiles": "1x1", "repo": "https://github.com/iporre-rm121/IEEE__IPORRE_PONG_VGA_ver", "commit": "599bf4f94f74123c0e2aa67fa3c30cb48390b43b" }, { "macro": "tt_um_digitalclock", "address": 682, "x": 2, "y": 26, "tiles": "1x1", "repo": "https://github.com/alexandercoabad/DigitalClock", "commit": "48e58a68f5321e78ffec4ca73ae077219f95de28" }, { "macro": "tt_um_wokwi_462089398612533249", "address": 680, "x": 3, "y": 26, "tiles": "1x1", "repo": "https://github.com/AbderX/no-sleep-til-tapeout_IEEE", "commit": "0e4a5d5019bd052ef06c15d5a44d936c48595115" }, { "macro": "tt_um_wokwi_458477197787547649", "address": 678, "x": 4, "y": 26, "tiles": "1x1", "repo": "https://github.com/AbderX/full-subtractor-SIMPLE_IEEE", "commit": "e1cea6f54dd3d2c21b5c6aec64e325142c249ad2" }, { "macro": "tt_um_wokwi_462165147286899713", "address": 676, "x": 5, "y": 26, "tiles": "1x1", "repo": "https://github.com/AbderX/OpenIC_ENCODER42_IEEE", "commit": "814e0560e1d9f0649ee22e1717135ced1d209cd7" }, { "macro": "tt_um_RaphRaphyRofl_VerilogIEEEBounce", "address": 674, "x": 6, "y": 26, "tiles": "1x1", "repo": "https://github.com/RaphRaphyRofl/Verilog---IEEE-Bounce", "commit": "d26e8b8d1241a959f90aeb79dd12aff2863b2828" }, { "macro": "tt_um_leongamboa_OpenSilicon_SubmissionChapterLogo", "address": 672, "x": 7, "y": 26, "tiles": "1x1", "repo": "https://github.com/leongamboa/IEEE_IES-IPS_OpenSilicon_Submission-ChapterLogo", "commit": "5b6be497bfd373e4c094bcc43e5d572a7b76dfd5" }, { "macro": "tt_um_SollysLe_mac_8bits", "address": 577, "x": 8, "y": 6, "tiles": "1x1", "repo": "https://github.com/sollys2/tt-mac-8bit", "commit": "a093477f1bd10edc0547417f5fa3b407ff741df3" }, { "macro": "tt_um_AlephNaNsea_decentvgachipIEEEIESIPSPH", "address": 579, "x": 9, "y": 6, "tiles": "1x1", "repo": "https://github.com/AlephNaNsea/decentvgachipIEEEIESIPSPH", "commit": "44f14655d2d3b5f2a92602ec1223aa4bf2541d62" }, { "macro": "tt_um_IEEE_OpenSilicon_SubmissionCredits", "address": 581, "x": 10, "y": 6, "tiles": "1x1", "repo": "https://github.com/7-DVD-7/-IEEE_IES-IPS_OpenSilicon_Submission-EventCredits", "commit": "1cf24f7400448169d1393a8b07a8197c0200a721" }, { "macro": "tt_um_Mitchell_s_Approximation_based_EML", "address": 583, "x": 11, "y": 6, "tiles": "1x1", "repo": "https://github.com/setup99/-Mitchell-s_Approximation_based_EML", "commit": "4fe67e0ee8df8acfbc13e9e96c3dc4cbe9f68df2" }, { "macro": "tt_um_tiny_8bit_cpu", "address": 199, "x": 11, "y": 12, "tiles": "1x2", "repo": "https://github.com/Aymene-ml/IEEE-tiny-8bit-cpu", "commit": "d64546239bcee40909a863506eff5a5eba83a8f2" }, { "macro": "tt_um_dco", "address": 585, "x": 12, "y": 6, "tiles": "1x1", "repo": "https://github.com/SollysLe2/tt_um_digi_controlled_osci", "commit": "0bf0f5a462b09bc53f27d21598991ff2bd3022bd" }, { "macro": "tt_um_thunder", "address": 587, "x": 13, "y": 6, "tiles": "1x1", "repo": "https://github.com/juanferposso2002/ttsky-verilog-template", "commit": "82dca471698c85ad0e593745af119301b3f55c95" }, { "macro": "tt_um_tiny8_risclike", "address": 589, "x": 14, "y": 6, "tiles": "1x1", "repo": "https://github.com/luisjavierB0/Bootcamp_CPU_ALU_", "commit": "05da5b919405de2b647d7b54337b06880e8dce6b" }, { "macro": "tt_um_coffee_chip", "address": 591, "x": 15, "y": 6, "tiles": "1x1", "repo": "https://github.com/JPTC0505/Coffee_chip2", "commit": "6dcd546e5465a453d4d348d0145bb7866c414484" }, { "macro": "tt_um_vga_glyph_mode_clone", "address": 430, "x": 0, "y": 22, "tiles": "1x1", "repo": "https://github.com/alexandercoabad/Philippine_IC_Design_Boot_Camp_2026", "commit": "361944ecbaf94a7a2df48dd54d09017f6fce9a31" }, { "macro": "tt_um_alu7b", "address": 428, "x": 1, "y": 22, "tiles": "1x1", "repo": "https://github.com/SharifGiraldoo/BootcampChipProject", "commit": "e0f22aba5232b53c5158ff325d1bb0fc5db52ac8" }, { "macro": "tt_um_AlephNaNsea_space_time_waves_and_filaments", "address": 426, "x": 2, "y": 22, "tiles": "1x1", "repo": "https://github.com/AlephNaNsea/space_time_waves_and_filaments", "commit": "9c752f2104dce1f2eb54e4ec94ed9e45ad6bca02" }, { "macro": "tt_um_BFD100_Logic", "address": 424, "x": 3, "y": 22, "tiles": "1x1", "repo": "https://github.com/bekaben/BFD1000_LineFolower_SKY26b", "commit": "c5f8f620a8b5a453ad0f061b3d59ed721f003640" }, { "macro": "tt_um_Floppy_LIGHT", "address": 422, "x": 4, "y": 22, "tiles": "1x1", "repo": "https://github.com/AbderX/LIGHT_logo_IEEE", "commit": "8854111717b48e6bebfef7d298e59b0376a232be" }, { "macro": "tt_um_okforth_ieee", "address": 420, "x": 5, "y": 22, "tiles": "1x1", "repo": "https://github.com/magnetoField/ttsky-subleq-ieee", "commit": "ee0b04a9e0ad0382a77d881a6896f18e1b618dc2" }, { "macro": "tt_um_magnetofield_ieee", "address": 418, "x": 6, "y": 22, "tiles": "1x1", "repo": "https://github.com/magnetoField/ttsky-hs3logo-ieee", "commit": "12294940979c916977aac74711288f06f7e72fa7" }, { "macro": "tt_um_krv8_ieee", "address": 416, "x": 7, "y": 22, "tiles": "1x1", "repo": "https://github.com/charlie2951/tt_um_krv8cpu_ieee", "commit": "a49a7b28484755546de7ffffe64e7719a2c26fa9" }, { "macro": "tt_um_tile_growth_simulator_NoahW", "address": 261, "x": 5, "y": 10, "tiles": "3x2", "repo": "https://github.com/NoahWilmot/tt_Tile_Growth_Simulator", "commit": "aa530696b7ecae76083aa8c47791f50c16a2a8ec" }, { "macro": "tt_um_prog_clk_router", "address": 15, "x": 0, "y": 14, "tiles": "1x1", "repo": "https://github.com/Git-gautham/ttsky-verilog-sparX", "commit": "9c76d735dc4e9e45c34f280443a0cf7ace317f06" }, { "macro": "tt_um_snk_smart_io_hub", "address": 201, "x": 12, "y": 12, "tiles": "1x2", "repo": "https://github.com/snknaveenkumaar/tt-um-3t-uart", "commit": "20f85a59a5eeff42df04be4cae71af821e1665c4" }, { "macro": "tt_um_rom_vga_screensaver", "address": 203, "x": 13, "y": 12, "tiles": "1x2", "repo": "https://github.com/urish/tt-rom-vga-screensaver", "commit": "be1f0b80be223bfe073408b77cf7b91d61781224" }, { "macro": "tt_um_eml_gate", "address": 205, "x": 14, "y": 12, "tiles": "1x2", "repo": "https://github.com/trabdelbasset/IEEE-eml-gate", "commit": "4104ab856d3cdf23ba06af9a8c6cf878a151b99b" }, { "macro": "tt_um_Nay0805_detector_de_patrones_generados_aleatoreamente", "address": 13, "x": 1, "y": 14, "tiles": "1x1", "repo": "https://github.com/Nay0805/CursoTinyP1", "commit": "990b1c9efc166caf05c452a75e9427f8a9366784" }, { "macro": "tt_um_DlynchR_spi_display", "address": 11, "x": 2, "y": 14, "tiles": "1x1", "repo": "https://github.com/DlynchR/vlsi_workshop", "commit": "d6c8a1c9dda818ca08594311dbfa0d9cba57f290" }, { "macro": "tt_um_scisneros29_BCR", "address": 9, "x": 3, "y": 14, "tiles": "1x1", "repo": "https://github.com/scisneros29/Tiny_Grupo5", "commit": "648a9b49a91f9111cf0b3cd5d8b57f8d2c10b120" }, { "macro": "tt_um_sqrt8_ieee", "address": 7, "x": 4, "y": 14, "tiles": "1x1", "repo": "https://github.com/chiranjeetbhatta/tt_um_square_root_ieee", "commit": "14407ae83acb07814f66bab0639813c5fe58e90f" }, { "macro": "tt_um_ieee_opensilicon_bootcamp", "address": 5, "x": 5, "y": 14, "tiles": "1x1", "repo": "https://github.com/mecueval/ttsky-verilog-template", "commit": "d59574a7c635522868b712409c6d797a07edd06f" }, { "macro": "tt_um_wokwi_461639934990157825", "address": 3, "x": 6, "y": 14, "tiles": "1x1", "repo": "https://github.com/Sank-Pala/4-bit-lock-with-latch-7-segment", "commit": "d610c4dd76f43f1306d5cd2a38a8d407bb0317ac" }, { "macro": "tt_um_wokwi_461620354455920641", "address": 65, "x": 8, "y": 14, "tiles": "1x1", "repo": "https://github.com/hi5253/4-Bit-High-Security-Password-System-Logic-Gates-", "commit": "5a3bb8f1c6ec210ed0bc5d0cc0b60e58436e08db" }, { "macro": "tt_um_KK_VGA01", "address": 67, "x": 9, "y": 14, "tiles": "1x1", "repo": "https://github.com/magnetoField/ttsky-zuzel-ieee", "commit": "3cb736cc17304add62f5cf4f2de477c5041dc56c" }, { "macro": "tt_um_wokwi_461622504612675585", "address": 69, "x": 10, "y": 14, "tiles": "1x1", "repo": "https://github.com/sadeept7a/4-bit_security_system", "commit": "3d995b8c1b663e62bfc43b255aa6e3cb0d8797be" }, { "macro": "tt_um_riscv_alu", "address": 71, "x": 11, "y": 14, "tiles": "1x1", "repo": "https://github.com/AhmedMustakim-777/tt-riscv-alu", "commit": "503aa130958987f82b16de7c770b1655ddcb38c8" }, { "macro": "tt_um_the_siliconimist_chip1", "address": 73, "x": 12, "y": 14, "tiles": "1x1", "repo": "https://github.com/johnisanerd/ttsky-verilog-siliconimist-hello-world", "commit": "413515fc3aa9efa3d14f378c7fbecb1e13a837e5" }, { "macro": "tt_um_william_pll", "address": 75, "x": 13, "y": 14, "tiles": "1x1", "repo": "https://github.com/wlmoi/TTIHP-PLL", "commit": "4d90608357a3429001160abffa130c3f02a94321" }, { "macro": "tt_um_william_adc8", "address": 77, "x": 14, "y": 14, "tiles": "1x1", "repo": "https://github.com/wlmoi/TTSKY26A-ADC-8BIT", "commit": "82ae03d742a906589dbfc0f2d9fe29490f74eb7e" }, { "macro": "tt_um_wlmoi_bcd_to_7segment", "address": 79, "x": 15, "y": 14, "tiles": "1x1", "repo": "https://github.com/wlmoi/TTSKY26A-BCD-TO-7SEGMENT", "commit": "baa90d626a245ee528c6187f87242b5aa7e3b4d2" }, { "macro": "tt_um_BillNace_SumItUp", "address": 942, "x": 0, "y": 30, "tiles": "1x1", "repo": "https://github.com/BillNace/TT26b_SumItUp", "commit": "66bff4c63ee1ad1d2a4415e438b18439868559d2" }, { "macro": "tt_um_sandsim_Alden_G878", "address": 46, "x": 0, "y": 16, "tiles": "2x2", "repo": "https://github.com/Alden-G878/ttsky-verilog-sandsim", "commit": "1b5d590c64afef87d06ad95e24c969b9e40627e4" }, { "macro": "tt_um_dma_multi_channel", "address": 940, "x": 1, "y": 30, "tiles": "1x1", "repo": "https://github.com/sharanya304/ttsky-verilog-bootcamp", "commit": "a78ca293f8e6d95c15795104f3a0e84a29ba1238" }, { "macro": "tt_um_Halcy0nnnn_1", "address": 938, "x": 2, "y": 30, "tiles": "1x1", "repo": "https://github.com/seapanda0/IEEE_MMU_Logo", "commit": "5fba701067763db81b0f6fd5a2bb0c8c9ab77270" }, { "macro": "tt_um_8_bit_cpu", "address": 936, "x": 3, "y": 30, "tiles": "1x1", "repo": "https://github.com/IsaiSHL/IEEE_NanoIPN_D1", "commit": "1b4c8e1003edfe401673ca06364f8703797b42dc" }, { "macro": "tt_um_morse_code", "address": 934, "x": 4, "y": 30, "tiles": "1x1", "repo": "https://github.com/IsaiSHL/IEEE_NanoIPN_D3", "commit": "5939ccb07c47b5f074db24fdaa3f2853b4d11425" }, { "macro": "tt_um_unified_error_detection", "address": 932, "x": 5, "y": 30, "tiles": "1x1", "repo": "https://github.com/chainsofheaven23/tt_um_ErrorDetectionEngineIEEE", "commit": "4b493013aeb1cbbb45e92c216a68df77f246a0e1" }, { "macro": "tt_um_sobel", "address": 930, "x": 6, "y": 30, "tiles": "1x1", "repo": "https://github.com/jackthoene/ttsky-tt_um_NUPlace1", "commit": "c88a517d4a1af169eec17fa23a894ec4a6fdee58" }, { "macro": "tt_um_NUPlace2", "address": 928, "x": 7, "y": 30, "tiles": "1x1", "repo": "https://github.com/jackthoene/ttsky-tt_um_NUPlace2", "commit": "4bd55cb2402e4920f293501560566cf2a1110522" }, { "macro": "tt_um_youweiterrylu", "address": 992, "x": 8, "y": 30, "tiles": "1x1", "repo": "https://github.com/jackthoene/ttsky-tt_um_NUPlace3", "commit": "c1a5752278667dc3dba9b0048abb5c196f3635ae" }, { "macro": "tt_um_joo111emad_BGR", "address": 774, "x": 4, "y": 3, "tiles": "1x2", "repo": "https://github.com/youssef0000oooo/tt10_analog_BGR", "commit": "e1bb754c1ed14b2dabeb1dc3b6ca77af63aa1112", "analog_pins": [ 10 ] }, { "macro": "tt_um_izh_neuron", "address": 488, "x": 12, "y": 22, "tiles": "1x2", "repo": "https://github.com/Abiaselli/SKY130-Spiking-Neuron", "commit": "18e05b7871bc58265e5c5b4faf307e6d782c5c5d", "analog_pins": [ 5, 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_izh_neuron_4pins", "address": 526, "x": 0, "y": 7, "tiles": "1x2", "repo": "https://github.com/Abiaselli/SKY130-Spiking-Neuron-4pins", "commit": "9c681e838076d0bfeb72c1203713eba5fb5fc67c", "analog_pins": [ 6, 7, 9, 8 ] }, { "macro": "tt_um_pmendoza_ieee_tinyscan", "address": 994, "x": 9, "y": 30, "tiles": "1x1", "repo": "https://github.com/pmendozap/ieee_tiny_scan", "commit": "66717c6c94a2a2d1b1cc12322446c8018b54aa26" }, { "macro": "tt_um_rajkamal_analog", "address": 527, "x": 0, "y": 6, "tiles": "1x2", "repo": "https://github.com/Rajkamal0842/tt_um_rajkamal_analog", "commit": "36231b537e84f0482fe70119b902e82e26d05872", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_isalopez9_memory_game", "address": 996, "x": 10, "y": 30, "tiles": "1x1", "repo": "https://github.com/isalopez9/ttsky-verilog-template", "commit": "8e65eba3540a6f4b3f5c409310c40a52207442ab" }, { "macro": "tt_um_usp_didactic", "address": 998, "x": 11, "y": 30, "tiles": "1x1", "repo": "https://github.com/opensilicio-usp/IEEE-didatic-chip-opensilio-brazil", "commit": "bc4f48431049a2273a04b02ac535317a401761ef" }, { "macro": "tt_um_bn_lif_evan", "address": 1000, "x": 12, "y": 30, "tiles": "1x1", "repo": "https://github.com/EvanGibsonSmith/ttsky-verilog-egs", "commit": "4be4ea4dd7810f964a18f75aee77866fd376770b" }, { "macro": "tt_um_advun", "address": 1002, "x": 13, "y": 30, "tiles": "1x1", "repo": "https://github.com/advun/ttCompressor", "commit": "a19c03a5121e44385847e00342ceb3a71630c0c9" }, { "macro": "tt_um_wokwi_460983138943099905", "address": 1004, "x": 14, "y": 30, "tiles": "1x1", "repo": "https://github.com/ibrahimbozyel/tinytapeout_trial", "commit": "c30246ec8220fbf25efccb68d7fa85e62a3d2ae5" }, { "macro": "tt_um_pfw_tpu", "address": 207, "x": 15, "y": 12, "tiles": "1x2", "repo": "https://github.com/wangantian/pfw_tpu", "commit": "5709a42b12562c3ef5f34c17761aeeaf81920b9e" }, { "macro": "tt_um_riscv_gpu", "address": 814, "x": 0, "y": 28, "tiles": "1x2", "repo": "https://github.com/5iri/tt-riscv-gpu", "commit": "254a07bda17d2121f54f852016a7fb3594b523ce" }, { "macro": "tt_um_tt08_axis_fifo_fwft_bkenololo", "address": 1006, "x": 15, "y": 30, "tiles": "1x1", "repo": "https://github.com/bkenololo/tt26b-axis-fifo-fwft", "commit": "f99180c13ca97d46e94622256166f6d4860f6581" }, { "macro": "tt_um_analog_ota_v3_IEEE", "address": 782, "x": 0, "y": 3, "tiles": "1x2", "repo": "https://github.com/Yeditepe-VLSI/IEEE_TTSKY26a_Miller_OTA", "commit": "c0cb06b1ab3d2f05936cf940b29f1ce14f9ee8ae", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_quadpulse_pwm", "address": 910, "x": 0, "y": 1, "tiles": "1x1", "repo": "https://github.com/AdvaittejPS/vspace-tt-quadpulse-pwm", "commit": "a47f6518bb96008eb16afaaa24b7d21c7f52a563" }, { "macro": "tt_um_advaittej_stopwatch", "address": 908, "x": 1, "y": 1, "tiles": "1x1", "repo": "https://github.com/AdvaittejPS/vit", "commit": "b1d76d9409d892845a55d813fa9dc10a029f9e45" }, { "macro": "tt_um_snn_afib_detector", "address": 906, "x": 2, "y": 1, "tiles": "1x1", "repo": "https://github.com/AdvaittejPS/vspace-snn-afib-detector", "commit": "b1cfc6a3372e65935ecfd85c17e7ec5e29369e6b" }, { "macro": "tt_um_Halcy0nnnn", "address": 904, "x": 3, "y": 1, "tiles": "1x1", "repo": "https://github.com/seapanda0/IEEE_MMU_Cybertron_Logo", "commit": "6b5569755237034cf9d2161ba3b68847ebabed0e" }, { "macro": "tt_um_baby_cpu", "address": 902, "x": 4, "y": 1, "tiles": "1x1", "repo": "https://github.com/RipunjayS109/baby_cpu", "commit": "f4855c4f94bc2fde1f2bfbcf7ab834609d81cf5a" }, { "macro": "tt_um_wokwi_462285560117329921", "address": 900, "x": 5, "y": 1, "tiles": "1x1", "repo": "https://github.com/Hawki14/Tiny-Tapeout-BCD-Wokwi", "commit": "f7fc27cbcd0c74922f6a4122258967ccc34c0de1" }, { "macro": "tt_um_LAT", "address": 812, "x": 1, "y": 28, "tiles": "1x2", "repo": "https://github.com/bekaben/LAT_Logp", "commit": "590f71f469a5c65a00910b92555b12c2be0db3a4" }, { "macro": "tt_um_dean_foulds_ai_accelerator", "address": 898, "x": 6, "y": 1, "tiles": "1x1", "repo": "https://github.com/Dean-Foulds/ttsky-wokwi-template", "commit": "2a88003632674dd0fba752186e603ac4e643b10d" }, { "macro": "tt_um_kazan_rqpu", "address": 810, "x": 2, "y": 28, "tiles": "1x2", "repo": "https://github.com/kaz4n/tt_um_kazan_rqpu", "commit": "0473ee9ea69df81c95352943d381853535cec918" }, { "macro": "tt_um_ultrasage_danz", "address": 896, "x": 7, "y": 1, "tiles": "1x1", "repo": "https://github.com/ultrasage-danz/IEEE_Open-silicon_initiative_2026_Soil_Moisture_Irrigation_Controller", "commit": "d8800546416669f1141a21e6bcb94819657a9667" }, { "macro": "tt_um_traffic_ctrl", "address": 960, "x": 8, "y": 1, "tiles": "1x1", "repo": "https://github.com/abubakar-xyz/IEEE_Open-silicon_initiative_2026_Adaptive_Traffic_Light_System", "commit": "739048eeb7f71d542ea67d9d35c8839191ff2e0e" }, { "macro": "tt_um_lpf_ieee", "address": 962, "x": 9, "y": 1, "tiles": "1x1", "repo": "https://github.com/charlie2951/moving_avg_lpf", "commit": "da304778c672b97a3ffb8351f69868dd36501587" }, { "macro": "tt_um_array_mult_vga", "address": 808, "x": 3, "y": 28, "tiles": "1x2", "repo": "https://github.com/wangantian/pfw_arr_mul_sky", "commit": "c45282affd0d992a097ae9f573ca6602f8dbc0a7" }, { "macro": "tt_um_bfloat16", "address": 964, "x": 10, "y": 1, "tiles": "1x1", "repo": "https://github.com/jimarinh/bfloat16_tt_chip", "commit": "630f0221953f4f3673488b022addcfd9b0134fe4" }, { "macro": "tt_um_silicon_art_vga_screensaver", "address": 806, "x": 4, "y": 28, "tiles": "1x2", "repo": "https://github.com/urish/tt-silicon-art-vga-screensaver", "commit": "3e792585e30e51a393cbf0339f8e1f46f4a462b5" }, { "macro": "tt_um_seapanda0", "address": 966, "x": 11, "y": 1, "tiles": "1x1", "repo": "https://github.com/seapanda0/dsp_fir_tapeout", "commit": "855f1a7e4741fbc5a56e05d8ece9e6f60b9656dd" }, { "macro": "tt_um_datdt_charizard", "address": 804, "x": 5, "y": 28, "tiles": "1x2", "repo": "https://github.com/datiuemm/TT-Charizard-Flamethrower", "commit": "11f4386c513ad03df6cdeb4904081f913e118061" }, { "macro": "tt_um_ocd_charlieplex", "address": 968, "x": 12, "y": 1, "tiles": "1x1", "repo": "https://github.com/RTimothyEdwards/ttsky26b_ocd_sample", "commit": "6807c8cee679a91fa02c4b31829a878e79bfb9c7" }, { "macro": "tt_um_bytex64_wave_hi", "address": 970, "x": 13, "y": 1, "tiles": "1x1", "repo": "https://github.com/bytex64/tt-wave-hi", "commit": "83db86e35e55ade42a34b2fb3f34daa4fa1b4b66" }, { "macro": "tt_um_STDCELL_LDO", "address": 524, "x": 1, "y": 7, "tiles": "1x2", "repo": "https://github.com/maquinadefuego919/tt_um_STDCELL_LDO", "commit": "babd3ed6ef9c8136b24f605c5ad4f96fa7c3b466", "analog_pins": [ 6, 7, 9, 8 ] }, { "macro": "tt_um_devil_nyancat", "address": 802, "x": 6, "y": 28, "tiles": "1x2", "repo": "https://github.com/Dani3184/devil_Nyan_Cat", "commit": "27d97763acb480b8d6c6bd10fa08d0ca9247534b" }, { "macro": "tt_um_ieee_pwd", "address": 972, "x": 14, "y": 1, "tiles": "1x1", "repo": "https://github.com/mjoss9/sky-verilog-gds", "commit": "886d16bd897ce4450ab89382070df033ec217eeb" }, { "macro": "tt_um_petros", "address": 800, "x": 7, "y": 28, "tiles": "1x2", "repo": "https://github.com/Petros-Emmanouilidis/ttnn", "commit": "8b03b85281374c4b18ef87b6b10f8c6e32aa5a79" }, { "macro": "tt_um_Medidor_Jitter", "address": 974, "x": 15, "y": 1, "tiles": "1x1", "repo": "https://github.com/guschavez-rf/ttsky-verilog-project", "commit": "80e97570e9151211681430e72abe6ef97649b24b" }, { "macro": "tt_um_CNN4IC_sky", "address": 520, "x": 3, "y": 7, "tiles": "4x2", "repo": "https://github.com/UNIC-CASS-2025-uniandes/CNN4IC_sky130", "commit": "dc11b2d864242e94d04b5e2b1b2220929f9b6e93" }, { "macro": "tt_um_Madd_CS_Ring_Osc", "address": 525, "x": 1, "y": 6, "tiles": "1x2", "repo": "https://github.com/Luca-Madd/tt_um_Madd_CS_Ring_Osc", "commit": "ba221269e8250a8acfee747f30b9e4b897b1db76", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_reaction_game", "address": 47, "x": 0, "y": 17, "tiles": "1x1", "repo": "https://github.com/MikkelKofoed/TinyTapeoutWorkshop", "commit": "78d372b3c2247789fdf86c07359e47bbf7b7abe7" }, { "macro": "tt_um_load_priority_controller", "address": 45, "x": 1, "y": 17, "tiles": "1x1", "repo": "https://github.com/R0B0T003/IEEE_Open-silicon_initiative_Load_Priority_Controller", "commit": "20372dbf6fb043b44a00c6319156609dcee3adf0" }, { "macro": "tt_um_ctw_ldo", "address": 484, "x": 10, "y": 22, "tiles": "1x2", "repo": "https://github.com/rakuichijo2001-sketch/LDO-Regulator-Skywater130nm", "commit": "361f6d77a0f7aa8b3f365a977dae357c20d0345a", "analog_pins": [ 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_c4m_legacyspsram_direct", "address": 43, "x": 2, "y": 17, "tiles": "1x1", "repo": "https://github.com/FibraServiTT/TTSKY_SPSRAM_legacy_direct", "commit": "bf2ad16143bdddfd5aba3168bd4df957746cd8f1" }, { "macro": "tt_um_tpu", "address": 41, "x": 3, "y": 17, "tiles": "1x1", "repo": "https://github.com/MILOUDIAS/IEEE_ttsky_mini_tpu_spi", "commit": "55c48455ee6abe27c7a63df37a3f9cd484b8c4b0" }, { "macro": "tt_um_rcyaon", "address": 517, "x": 5, "y": 6, "tiles": "1x2", "repo": "https://github.com/rcyaon/bandgap-ptat", "commit": "dd9c1dcca8baeb4f3e93e306428404571587ab45", "analog_pins": [ 11 ] }, { "macro": "tt_um_5tOTA", "address": 267, "x": 2, "y": 10, "tiles": "1x2", "repo": "https://github.com/spasquale25/OTA", "commit": "dd11125da3b1eee558ef008e788fd22019ad7066", "analog_pins": [ 6, 7, 9, 8 ] }, { "macro": "tt_um_wokwi_461554799001985025", "address": 39, "x": 4, "y": 17, "tiles": "1x1", "repo": "https://github.com/anene-ebube/inec_CHIP", "commit": "f67172891333f5d004368f7d75b898b6956fc937" }, { "macro": "tt_um_systolic_array", "address": 42, "x": 2, "y": 16, "tiles": "2x2", "repo": "https://github.com/link422/SystolicArrayTinyTapeout", "commit": "cb13412543e7237dd1e3bc61e8bbf50410838a9c" }, { "macro": "tt_um_chronoINAAL", "address": 37, "x": 5, "y": 17, "tiles": "1x1", "repo": "https://github.com/IsaiSHL/IEEE_NanoIPN_D2", "commit": "d8d4e93dc9798f3450304737e5c506ce035a62d7" }, { "macro": "tt_um_pree", "address": 271, "x": 0, "y": 10, "tiles": "2x2", "repo": "https://github.com/preetish998/Tapeout_Des_1", "commit": "2929e59848734fcaee87a4bc6f2c4f4cee99c6e7", "analog_pins": [ 6, 7, 9, 8 ] }, { "macro": "tt_um_thorsten_shiftregister", "address": 35, "x": 6, "y": 17, "tiles": "1x1", "repo": "https://github.com/Thiru2006/tinytapeouttt10shiftregisterchallenge", "commit": "3eeda5a60560b2b27b12c8df728dffe4d08fe6d3" }, { "macro": "tt_um_hamming74", "address": 33, "x": 7, "y": 17, "tiles": "1x1", "repo": "https://github.com/josephsanthoshk/tinytapeouthamming", "commit": "4e432e57720d8dc87a0235e7feb3baa6bb61117f" }, { "macro": "tt_um_prathiba_finite_sbox", "address": 448, "x": 8, "y": 9, "tiles": "1x1", "repo": "https://github.com/APrathiba/tt_um_prathiba_finite_sbox", "commit": "9a3d660cdc097371bf40d6eb14011d4c66b2620a" }, { "macro": "tt_um_maw_game", "address": 38, "x": 4, "y": 16, "tiles": "2x2", "repo": "https://github.com/marcandrewessner/asic-shooter-vga-game-TTSKY26b", "commit": "07a72f607f5961dec8d2e6b76dae751365b424aa" }, { "macro": "tt_um_vga_ascii", "address": 450, "x": 9, "y": 9, "tiles": "1x1", "repo": "https://github.com/Halcy0nnnn/ascii-typewriter", "commit": "b092b1aea95850d11892720700b97da6768a3700" }, { "macro": "tt_um_lstm_wakeword", "address": 452, "x": 10, "y": 9, "tiles": "1x1", "repo": "https://github.com/wlmoi/TTSKY26A-NN", "commit": "1d85fd34b935c6a9970ba0e2cfaa2581409bea8b" }, { "macro": "tt_um_bad_apple", "address": 454, "x": 11, "y": 9, "tiles": "1x1", "repo": "https://github.com/brendtam/ece298a-f25", "commit": "98714c7220a025c43b8373b8489c8b62fc8e3d66" }, { "macro": "tt_um_riscv_branch", "address": 456, "x": 12, "y": 9, "tiles": "1x1", "repo": "https://github.com/AhmedMustakim-777/tt-riscv-branch", "commit": "db8c32a2bb1b8f98423397bde3744b0720b23b84" }, { "macro": "tt_um_alu8bit", "address": 458, "x": 13, "y": 9, "tiles": "1x1", "repo": "https://github.com/josephsanthoshk/8bitalutinytapeout", "commit": "4c147419276799481c1483600c1015539ff1405c" }, { "macro": "tt_um_chaotic_rng", "address": 460, "x": 14, "y": 9, "tiles": "1x1", "repo": "https://github.com/onurkrts/ttsky-chaotic_rng", "commit": "ecdda9e773d65c0dcd1688a43b42de5a0fb076e3" }, { "macro": "tt_um_ik_0_ptat_bgr", "address": 772, "x": 5, "y": 3, "tiles": "1x2", "repo": "https://github.com/kovistvan/tt_um_ik_0_ptat_bgr_ieee", "commit": "03342b442ba4a5e32279e5985dd615d4baaaf19f", "analog_pins": [ 10 ] }, { "macro": "tt_um_er_ring_osc", "address": 515, "x": 6, "y": 6, "tiles": "1x2", "repo": "https://github.com/erijnbeek/tt_ring_osc", "commit": "87c9bb6e5a02e696b958c9936c75e0cc602dfeed", "analog_pins": [ 11 ] }, { "macro": "tt_um_wokwi_462290658621740033", "address": 462, "x": 15, "y": 9, "tiles": "1x1", "repo": "https://github.com/nuzhatmahdiyat/wokwi", "commit": "c076f36c8e242965454923aacfd3f521cc9ef64f" }, { "macro": "tt_um_ross_systolic", "address": 559, "x": 0, "y": 25, "tiles": "1x1", "repo": "https://github.com/Ross0907/tt_um_SystolicMultiplierIEEE", "commit": "5c04b395d5663a6c59a811d66082d277d9022f3e" }, { "macro": "tt_um_27jorge05_crc_fifo", "address": 557, "x": 1, "y": 25, "tiles": "1x1", "repo": "https://github.com/27jorge05/CRC_V4", "commit": "a340260b96d27052da1f0dbf51ea92fa13779b91" }, { "macro": "tt_um_jonathanbytes_alu8_serial", "address": 555, "x": 2, "y": 25, "tiles": "1x1", "repo": "https://github.com/JonathanBytes/alu8_serial", "commit": "ad70e8d777ab169d1f2385f06ee0ba0a4ee82391" }, { "macro": "tt_um_vmm_bnn", "address": 553, "x": 3, "y": 25, "tiles": "1x1", "repo": "https://github.com/ogiwrghs/Nano-Bnn-Accelerator", "commit": "e85136150ff48f17cdcfa60a06a9c3e86eb0fc85" }, { "macro": "tt_um_Onchip_TrafficLight", "address": 551, "x": 4, "y": 25, "tiles": "1x1", "repo": "https://github.com/RamonSsc/tt_um_Onchip_TrafficLight", "commit": "cbc48dc3f8aae4d8ac87c9fbb699406ba76ed5ec" }, { "macro": "tt_um_rebeccargb_universal_decoder", "address": 549, "x": 5, "y": 25, "tiles": "1x1", "repo": "https://github.com/RebeccaRGB/ubcd", "commit": "b16f134182bcca003b459584bde786ec9539d82a" }, { "macro": "tt_um_db_PWM", "address": 547, "x": 6, "y": 25, "tiles": "1x1", "repo": "https://github.com/RamonSsc/tt_um_Onchip_pwmgen", "commit": "01de3cb8fed6d981cba067fca0853c89859c8fa6" }, { "macro": "tt_um_ccollatz_SO", "address": 545, "x": 7, "y": 25, "tiles": "1x1", "repo": "https://github.com/RamonSsc/tt_um_Onchip_Collatz", "commit": "193e210873c466efc6e412254d45502d48f5f600" }, { "macro": "tt_um_rebeccargb_hardware_utf8", "address": 704, "x": 8, "y": 5, "tiles": "1x1", "repo": "https://github.com/RebeccaRGB/hardware-utf8", "commit": "b0440db8cbf14b8788edb68c421c13a93fcaf7db" }, { "macro": "tt_um_rebeccargb_intercal_alu", "address": 706, "x": 9, "y": 5, "tiles": "1x1", "repo": "https://github.com/RebeccaRGB/intercal-alu", "commit": "8f49fa9ddafac7d944442a3f3f71bf182fd05bf4" }, { "macro": "tt_um_rebeccargb_vga_pride", "address": 864, "x": 8, "y": 28, "tiles": "1x2", "repo": "https://github.com/RebeccaRGB/tt-vga-pride", "commit": "87eb6b45113de53b177130ed3f7e7404040eec5d" }, { "macro": "tt_um_wokwi_462349004652630017", "address": 708, "x": 10, "y": 5, "tiles": "1x1", "repo": "https://github.com/Fawaz-1643/TinyTapeout", "commit": "64aeaa863d49d7838cd8d4638326b10587ad7de0" }, { "macro": "tt_um_andriansyah_capless_ldo", "address": 780, "x": 1, "y": 3, "tiles": "1x2", "repo": "https://github.com/premiummayonnaise/tt_sky26b_ldo_andriansyah", "commit": "c97e77ec99ed19ad3737335d1ee50d9a75da9f40", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_ramp_adc", "address": 523, "x": 2, "y": 6, "tiles": "1x2", "repo": "https://github.com/zchris9/ttsky26b-ramp-adc", "commit": "1c2118cae78fec4a14bca5e978070397b8164340", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_alu_7bits", "address": 710, "x": 11, "y": 5, "tiles": "1x1", "repo": "https://github.com/Chimmy-U/ttsky-verilog-alu_7bits", "commit": "b5224a5eb4ea430dbddb11a08d43eb972b3ecddd" }, { "macro": "tt_um_ALU_Porca", "address": 712, "x": 12, "y": 5, "tiles": "1x1", "repo": "https://github.com/RamonSsc/tt_um_Onchip_8bit_ALU", "commit": "5d6a2288d0d7baecdfbb2c2b69467cd2f913dd69" }, { "macro": "tt_um_oreoluwa_water_level", "address": 714, "x": 13, "y": 5, "tiles": "1x1", "repo": "https://github.com/Oreoluwa16/tt-water-level", "commit": "87736ed1f3c7dc5723881db1bebbb85e51cc62c6" }, { "macro": "tt_um_wokwi_464171439964087297", "address": 716, "x": 14, "y": 5, "tiles": "1x1", "repo": "https://github.com/ms-tinytapeout/first-silicon", "commit": "e2a533696c8f45bd768005bb0d1b551801148c44" }, { "macro": "tt_um_wokwi_464173578877001729", "address": 718, "x": 15, "y": 5, "tiles": "1x1", "repo": "https://github.com/devoogd/tt-template-pj", "commit": "c5bd82ae9a7b63d288aa42f4c3fac07ea3d0c1b6" }, { "macro": "tt_um_krisjdev_artwork", "address": 303, "x": 0, "y": 21, "tiles": "1x1", "repo": "https://github.com/krisjdev/tt-art-tile", "commit": "9fd2164c20bce78f7d6c1101042e9f1ef10492b8" }, { "macro": "tt_um_wokwi_464171399090591745", "address": 301, "x": 1, "y": 21, "tiles": "1x1", "repo": "https://github.com/kantoniak/tt-2026-05-16", "commit": "8b822680a01167476f4a7b51f6199792efcdfe66" }, { "macro": "tt_um_wokwi_464176621517795329", "address": 299, "x": 2, "y": 21, "tiles": "1x1", "repo": "https://github.com/odurc/tt-run1", "commit": "78d03e6251b19cf1b07d3d0d8e20088514d641f0" }, { "macro": "tt_um_wokwi_464178664603376641", "address": 297, "x": 3, "y": 21, "tiles": "1x1", "repo": "https://github.com/elestrategaactual/tt-tiny-tapetest", "commit": "b7bdc1bae31b57a0a63f01e2e92790e8dede23b9" }, { "macro": "tt_um_wokwi_464171361019935745", "address": 295, "x": 4, "y": 21, "tiles": "1x1", "repo": "https://github.com/Artisfera/tt-template-copy", "commit": "f2712c1acebee651f751c5d5b688ebb296d10915" }, { "macro": "tt_um_wokwi_464177144942873601", "address": 293, "x": 5, "y": 21, "tiles": "1x1", "repo": "https://github.com/Colum31/tt-hackadaydaniel", "commit": "e3f54b080321ec8b8ef0038555363f040abf8984" }, { "macro": "tt_um_wokwi_464171521208810497", "address": 291, "x": 6, "y": 21, "tiles": "1x1", "repo": "https://github.com/danielpetkovic/tt-daniels-first-wokwi", "commit": "2f29fb3097e0ae10726e46a1755cf49aa3d9b24e" }, { "macro": "tt_um_wokwi_464171464939073537", "address": 289, "x": 7, "y": 21, "tiles": "1x1", "repo": "https://github.com/ClaireE2025/tt-claires-first-wokwi", "commit": "df7245cca4f28814b8626dbd0654a56db9039727" }, { "macro": "tt_um_wokwi_464176181065476097", "address": 142, "x": 0, "y": 13, "tiles": "1x1", "repo": "https://github.com/Iwyil/tt-8-bit-counter", "commit": "39e11d884212fbf15a3dfd686b9194cd5983354b" }, { "macro": "tt_um_hackin7_coprocessor", "address": 140, "x": 1, "y": 13, "tiles": "1x1", "repo": "https://github.com/Hackin7/ttsky26b-hackin7-hackaday2026", "commit": "a3b7854d0e1e3ecbe79439f02770b4c15687e9b3" }, { "macro": "tt_um_wokwi_464171453853527041", "address": 138, "x": 2, "y": 13, "tiles": "1x1", "repo": "https://github.com/thornoff/tt-hackaday-2026", "commit": "3b13369935917ab3daca28e4e8aa37a2e8e97260" }, { "macro": "tt_um_wokwi_464171864719209473", "address": 136, "x": 3, "y": 13, "tiles": "1x1", "repo": "https://github.com/nuxlli/tt-everton-tiny", "commit": "e4ac7694383e7dc16c9e99c7444a8a9d5bf3f10e" }, { "macro": "tt_um_ml_coprocessor", "address": 866, "x": 9, "y": 28, "tiles": "1x2", "repo": "https://github.com/kunalghosh0000/tt-kunal-wowki-new", "commit": "205e85309cb739cca212f18f3583130baab8f924" }, { "macro": "tt_um_rahulbhagwat_brainamp_lna", "address": 522, "x": 2, "y": 7, "tiles": "1x2", "repo": "https://github.com/bhagwat-rahul/ttsky-bci-low-noise-amp", "commit": "480bfbf178211468437f30e3bbd3d56b87937adc", "analog_pins": [ 6, 7, 9 ] }, { "macro": "tt_um_Onchip_adder_NM", "address": 134, "x": 4, "y": 13, "tiles": "1x1", "repo": "https://github.com/RamonSsc/tt_um_Onchip_4bit_Adder", "commit": "df2bb10dd683c86c84c550c22abc04f77e7f2e02" }, { "macro": "tt_um_wokwi_463557428446691329", "address": 132, "x": 5, "y": 13, "tiles": "1x1", "repo": "https://github.com/Quasar1971/3Bit_yALU_IEEE_V2", "commit": "c9dafb73360d3602ab7d185aa4b46336e68de7f5" }, { "macro": "tt_um_Onchip_Trimmed_BandGap", "address": 778, "x": 2, "y": 3, "tiles": "1x2", "repo": "https://github.com/RamonSsc/tt_um_Onchip_Trimmed_BandGap", "commit": "f2e925efd8347d061030eea692fa9f0718fb1320", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_ascon_cxof_chain", "address": 463, "x": 15, "y": 8, "tiles": "8x2", "repo": "https://github.com/mealycpp/tt-ascon-cxof-chain", "commit": "6da261473d80648833ffeecb6850e032fc2b090d" }, { "macro": "tt_um_Onchip_Freq_Divider_Dig", "address": 130, "x": 6, "y": 13, "tiles": "1x1", "repo": "https://github.com/RamonSsc/tt_um_Onchip_Freq_Divider_Dig", "commit": "9cbf020bd8ca4e5d80039adcb018ac910ab19800" }, { "macro": "tt_um_bleeptrack_cc2", "address": 707, "x": 9, "y": 4, "tiles": "2x2", "repo": "https://github.com/bleeptrack/extra-big-tiling", "commit": "8c59b2ec198a7fc8f27874f8e3d6fe8778b15008" }, { "macro": "tt_um_enjimneering_spi_mem", "address": 128, "x": 7, "y": 13, "tiles": "1x1", "repo": "https://github.com/Sheffield-Chip-Design-Team/tiny-spi-mem-ctrl-test", "commit": "e0c2be56252f4984507dcdc3ff75ac8f4114d90a" }, { "macro": "tt_um_voltrare", "address": 192, "x": 8, "y": 13, "tiles": "1x1", "repo": "https://github.com/voltrare/mmu_tapeout", "commit": "7f35467129cc96ebd562bd3f4138bad1e0305bd3" }, { "macro": "tt_um_enrico_glr", "address": 194, "x": 9, "y": 13, "tiles": "1x1", "repo": "https://github.com/enricoglr/ttsky-verilog-guess-game", "commit": "c3e3774c3aa467f4639481114cf0a36f27b8a936" }, { "macro": "tt_um_gitragi_rng", "address": 196, "x": 10, "y": 13, "tiles": "1x1", "repo": "https://github.com/gitragi/Logic-Locked-Pseudo-RNG", "commit": "e09861476ab6149a32eb6c8bc3f39254f4aa45ab" }, { "macro": "tt_um_ece298A_analog_r4", "address": 227, "x": 9, "y": 19, "tiles": "1x2", "repo": "https://github.com/jayrel053/jayrel053_ttsky26a_analog", "commit": "7d0eb7f047b0a93a40f964ac1378c0dde60f4ba7", "analog_pins": [ 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_trinity_nano", "address": 198, "x": 11, "y": 13, "tiles": "1x1", "repo": "https://github.com/gHashTag/tt-trinity-phi", "commit": "f063626ebdc675e9bb84d3045468f382c6fc5344" }, { "macro": "tt_um_ghtag_trinity_gf16", "address": 558, "x": 0, "y": 24, "tiles": "8x2", "repo": "https://github.com/gHashTag/tt-trinity-euler", "commit": "def0457b158e698cdfc4b6fd9aceda0e624dd95f" }, { "macro": "tt_um_lujji_ulogic_analyzer", "address": 200, "x": 12, "y": 13, "tiles": "1x1", "repo": "https://github.com/lujji/ulogic_analyzer", "commit": "fb6eadba54844aa85333d8ec9f4d7a3c5f8864a9" }, { "macro": "tt_um_catalinlazar_adpll_125m_sky130", "address": 202, "x": 13, "y": 13, "tiles": "1x1", "repo": "https://github.com/catalinlazar/tt_um_catalinlazar_adpll_125m_sky130", "commit": "bf39daa54323fb667cc52c6e1112f64e7e3e082a" }, { "macro": "tt_um_vga_sharc_demo", "address": 711, "x": 11, "y": 4, "tiles": "2x2", "repo": "https://github.com/Sheffield-Chip-Design-Team/tiny-demoscene", "commit": "005c8f3e8c7ac74c249552da1f801b764a5c1eed" }, { "macro": "tt_um_digit_serial_divider", "address": 204, "x": 14, "y": 13, "tiles": "1x1", "repo": "https://github.com/Chimmy-U/ttsky-verilog-fp24b-digit-serial-divider", "commit": "5d9a5c1dc45693caa10d14215d6beacbf1cfa6c9" }, { "macro": "tt_um_xeniarose_sbox", "address": 715, "x": 13, "y": 4, "tiles": "2x2", "repo": "https://github.com/xeniarose/tt_um_xeniarose_sbox", "commit": "bc99c8e67e4537ada88ccee12d080c75898285d1" }, { "macro": "tt_um_main_fsm_anbui_uci", "address": 206, "x": 15, "y": 13, "tiles": "1x1", "repo": "https://github.com/AnBuiUCI/ttsky-verilog-an-bui-2026", "commit": "53a217aadc6962746f54ca2d968c71daabdee3c4" }, { "macro": "tt_um_RO_aging", "address": 486, "x": 11, "y": 22, "tiles": "1x2", "repo": "https://github.com/RamonSsc/tt_um_Onchip_Ring_Oscillators_Aging", "commit": "19593ad414d2847ffd70aaca614ba3d813c87457", "analog_pins": [ 5, 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_trinity_max_true", "address": 750, "x": 15, "y": 26, "tiles": "8x4", "repo": "https://github.com/gHashTag/tt-trinity-gamma", "commit": "1f8f9b82951331db62a909b0abb1175ce161b991" }, { "macro": "tt_um_gray_sobel", "address": 868, "x": 10, "y": 28, "tiles": "1x2", "repo": "https://github.com/jharamirezma/tt_um_sobel_threshold", "commit": "89ad2852080930659a5887ca1ccebd5c31cfee74" }, { "macro": "tt_um_c0d3d1_ldo", "address": 521, "x": 3, "y": 6, "tiles": "1x2", "repo": "https://github.com/c0d3d1/tt26b-Babies-First-LDO", "commit": "4ed9b96a2abea17fca3537640f6bb460be50effd", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_Bio_SSG_", "address": 233, "x": 12, "y": 19, "tiles": "2x2", "repo": "https://github.com/Kokko00/Bio_SSG", "commit": "fca1d413916748c0da714ef36e45c8986367ed60", "analog_pins": [ 5, 0, 4, 1, 3, 2 ] }, { "macro": "tt_um_nezumi_tech_adc_sq_compare", "address": 870, "x": 11, "y": 28, "tiles": "1x2", "repo": "https://github.com/nezumi-tech/ttsky-verilog-26b-ADC_Comp", "commit": "b5811df433dc54bca097504f9659d05ef011bc2e" }, { "macro": "tt_um_c4m_spsram_direct_librelane", "address": 815, "x": 0, "y": 29, "tiles": "1x1", "repo": "https://github.com/FibraServiTT/TTSKY_SPSRAM_direct_librelane", "commit": "57bd1a01ed9d3522728d0e2a42916893850b0eca" }, { "macro": "tt_um_tinycgra", "address": 813, "x": 1, "y": 29, "tiles": "1x1", "repo": "https://github.com/ieeeuoft-asic/ttsky-verilog-tinyCGRA", "commit": "dae472971637d55ed140f1137156f97c2318397b" }, { "macro": "tt_um_opensilicio_5g_rectifier", "address": 265, "x": 3, "y": 10, "tiles": "1x2", "repo": "https://github.com/opensilicio-usp/analog_opensilicio", "commit": "1cff720c46866d6ac569ebb2a3ec22e766a2c6dd", "analog_pins": [ 7, 9, 8 ] }, { "macro": "tt_um_sky_pll", "address": 811, "x": 2, "y": 29, "tiles": "1x1", "repo": "https://github.com/MoonbaseOtago/sky-pll", "commit": "29d6dac957908f52b06a32060335157f297ea2a5" }, { "macro": "tt_um_rv32_vga", "address": 719, "x": 15, "y": 4, "tiles": "2x2", "repo": "https://github.com/5iri/tt-riscv-cpu", "commit": "bcbeae3511355a61b26fc4fecd4dea91e0dc358f" }, { "macro": "tt_um_tron_game", "address": 302, "x": 0, "y": 20, "tiles": "2x2", "repo": "https://github.com/Jacome1005/tiny-vga-TRON-Light-Cycles", "commit": "925cba363089398db4a0f3eeb4a9a22115ec4bae" }, { "macro": "tt_um_wearlevel_controller", "address": 809, "x": 3, "y": 29, "tiles": "1x1", "repo": "https://github.com/OlonadeKelvin/EEPROM_Wear", "commit": "9a7e4fb438f10f735f8d378560c3a1f51357dcd1" }, { "macro": "tt_um_enjimneering_bss_uart", "address": 807, "x": 4, "y": 29, "tiles": "1x1", "repo": "https://github.com/Sheffield-Chip-Design-Team/tiny-uart-test", "commit": "059739e20cadbe26b54966ac36165cee443e71d8" }, { "macro": "tt_um_wokwi_458489231265343489", "address": 805, "x": 5, "y": 29, "tiles": "1x1", "repo": "https://github.com/mrjpersad-hue/IEEE-Workshop-on-ASIC-design-4bit-adder", "commit": "f42026161b0020119bb21dbf6217cbbcea6b4073" }, { "macro": "tt_um_wokwi_464171612496799745", "address": 803, "x": 6, "y": 29, "tiles": "1x1", "repo": "https://github.com/drbsg/tt-exercise", "commit": "64b40a14316ceeea0883e3e4bd6350f7e82d2acc" }, { "macro": "tt_um_wokwi_464178459384432641", "address": 801, "x": 7, "y": 29, "tiles": "1x1", "repo": "https://github.com/Retrocamara42/tt-template-copy", "commit": "e1c7b429ce93e7476d0ed329363f28c93d103295" }, { "macro": "tt_um_leozqi_onetile", "address": 865, "x": 8, "y": 29, "tiles": "1x1", "repo": "https://github.com/leozqi/onetile", "commit": "b45d9174a0e58c7bd19797ed8fd62ec139b6e3ef" }, { "macro": "tt_um_d_4_array_multiplier", "address": 867, "x": 9, "y": 29, "tiles": "1x1", "repo": "https://github.com/TrentReuben/ttsky-3020t-4-array-multiplier", "commit": "adbd8bcd30929101993cdef029fdcb5bf519e775" }, { "macro": "tt_um_adithya_selvakumar_vco", "address": 776, "x": 3, "y": 3, "tiles": "1x2", "repo": "https://github.com/adithya-n-selvakumar/ttsky26a-analog-voltage-controlled-oscillator", "commit": "2d5aefb6e62bf75b4eb4f03bb527482a92a47def", "analog_pins": [ 10, 11 ] }, { "macro": "tt_um_snk_pwm_uart", "address": 869, "x": 10, "y": 29, "tiles": "1x1", "repo": "https://github.com/snknaveenkumaar/tt-uart-snk", "commit": "0d3202e78696716cb6c03ccc83fad7ca8a4a543f" } ] }